On the mutual capacitance and inductance of a shielded interconnect four-line system

نویسنده

  • H Ymeri
چکیده

In this paper, the capacitance and inductance of a four-line transmission structure is characterized. The procedure used was developed by Ymeri et al for general analysis of multilayer multiconductor interconnects for specific applications in microelectronics. The characterization is based on the determination of the quasi-static electric scalar potential in the structure making up the four-line interconnect. Using the electric potential, the mutual capacitances and inductances are found. The characterization of the four-conductor structure is significantly different from the simple conductor pair because the symmetry of the pair is lost. A number of numerical results are calculated and presented.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Equalizing Filter Design for Crosstalk Cancellation

As interconnect line width and spacing decreases and operating clock rate increases, interconnect has become a bottleneck in developing high-speed integrated circuits, multichip modules, printed circuit boards, and systems. With small line spacing, mutual capacitance and inductance approach the level of self-capacitance and inductance, and can severely degrade signal integrity. The well-known e...

متن کامل

On-chip inductance cons and pros

This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the undesirable effects of on-chip inductance are higher interconnect coupling noise and substrate coupling, challenges for accurate extraction, the required modifications of the infrastructure of CAD tools, and the inevitably slowe...

متن کامل

Compact Distributed RLC Interconnect Models—Part I: Single Line Transient, Time Delay, and Overshoot Expressions

Novel compact expressions that describe the transient response of a high-speed distributed resistance, inductance, and capacitance ( ) interconnect are rigorously derived with on-chip global interconnect boundary conditions. Simplified expressions enable physical insight and accurate estimation of transient response, time delay, and overshoot for high-speed global interconnects with the inclusi...

متن کامل

Inductance model and analysis methodology for high-speed on-chip interconnect

With operating frequencies entering the multi-gigahertz range, inductance has become an important consideration in the design and analysis of on-chip interconnects. In this paper, we present an accurate and efficient inductance modeling and analysis methodology for high-performance interconnect. We determine the critical elements for a PEEC based model by analyzing the current flow in the power...

متن کامل

Low Power Quasi-Resonant Interconnects

A primary challenge in high performance, high complexity integrated circuits is the on-chip interconnect [1]. Transmitting clock, data, and communications signals over large die areas requires long interconnections among the various circuit modules. Consequently, as technology scales, the interconnect cross section decreases while operating frequencies have increased. The impact of these trends...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000